TL change on out op fix
This commit is contained in:
parent
98180c3d23
commit
cf7aa9139c
|
@ -160,7 +160,9 @@ int DivPlatformGenesis::dispatch(DivCommand c) {
|
||||||
unsigned short baseAddr=chanOffs[c.chan]|opOffs[i];
|
unsigned short baseAddr=chanOffs[c.chan]|opOffs[i];
|
||||||
DivInstrumentFM::Operator op=ins->fm.op[i];
|
DivInstrumentFM::Operator op=ins->fm.op[i];
|
||||||
if (isOutput[ins->fm.alg][i]) {
|
if (isOutput[ins->fm.alg][i]) {
|
||||||
rWrite(baseAddr+0x40,127-(((127-op.tl)*(chan[c.chan].vol&0x7f))/127));
|
if (!chan[c.chan].active) {
|
||||||
|
rWrite(baseAddr+0x40,127-(((127-op.tl)*(chan[c.chan].vol&0x7f))/127));
|
||||||
|
}
|
||||||
} else {
|
} else {
|
||||||
if (chan[c.chan].insChanged) {
|
if (chan[c.chan].insChanged) {
|
||||||
rWrite(baseAddr+0x40,op.tl);
|
rWrite(baseAddr+0x40,op.tl);
|
||||||
|
|
Loading…
Reference in a new issue