otomatalabs/furnace
8
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

dev167 - fix TL macro

Browse source 
previously, 127 mapped to TL 0
but now 127 maps to TL 127

yeah, the graph will look inverted I know...
This commit is contained in:
tildearrow 2023-08-21 23:57:07 -05:00
parent b35235b82e
commit 54934dcfc9
16 changed files with 32 additions and 16 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/engine/platform/arcade.cpp
View file

@ -299,7 +299,7 @@ void DivPlatformArcade::tick(bool sysTick) {
rWrite(baseAddr+ADDR_SL_RR,(op.rr&15)|(op.sl<<4));
}
if (m.tl.had) {
op.tl=127-m.tl.val;
op.tl=m.tl.val;
if (!op.enable) {
rWrite(baseAddr+ADDR_TL,127);
} else if (KVS(i,j)) {