otomatalabs/furnace
8
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

SCC: VGM export, forceIns bug fix and 10xx

Browse source
This commit is contained in:
tildearrow 2022-05-11 02:20:14 -05:00
parent 0c0a97c21b
commit 35ff5430d3
3 changed files with 65 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

14
src/engine/platform/scc.cpp
View file

@ -21,7 +21,7 @@
#include "../engine.h"
#include <math.h>
#define CHIP_DIVIDER 32
#define CHIP_DIVIDER 16
#define rWrite(a,v) {if (!skipRegisterWrites) {scc->scc_w(true,a,v); regPool[a]=v; if (dumpWrites) addWrite(a,v); }}
@ -281,7 +281,9 @@ void DivPlatformSCC::forceIns() {
for (int i=0; i<5; i++) {
chan[i].insChanged=true;
chan[i].freqChanged=true;
updateWave(i);
if (chan[i].active) {
updateWave(i);
}
}
}
@ -326,7 +328,9 @@ void DivPlatformSCC::notifyWaveChange(int wave) {
for (int i=0; i<5; i++) {
if (chan[i].wave==wave) {
chan[i].ws.changeWave1(chan[i].wave);
updateWave(i);
if (chan[i].active) {
updateWave(i);
}
}
}
}
@ -358,8 +362,8 @@ int DivPlatformSCC::init(DivEngine* p, int channels, int sugRate, unsigned int f
isMuted[i]=false;
oscBuf[i]=new DivDispatchOscBuffer;
}
chipClock=COLOR_NTSC;
rate=chipClock/16;
chipClock=COLOR_NTSC/2.0;
rate=chipClock/8;
for (int i=0; i<5; i++) {
oscBuf[i]->rate=rate;
}